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ABSTRACT
A major obstacle towards the adoption of multi-core plat-
forms for real-time systems is given by the difficulties in
characterizing the interference due to memory contention.
The simple fact that multiple cores may simultaneously ac-
cess shared memory and communication resources introduces
a significant pessimism in the timing and schedulability anal-
ysis. To counter this problem, predictable execution mod-
els have been proposed splitting task executions into two
consecutive phases: a memory phase in which the required
instruction and data are pre-fetched to local memory (M-
phase), and an execution phase in which the task is exe-
cuted with no memory contention (C-phase). Decoupling
memory and execution phases not only simplifies the timing
analysis, but it also allows a more efficient (and predictable)
pipelining of memory and execution phases through proper
co-scheduling algorithms.
In this paper, we take a further step towards the design of
smart co-scheduling algorithms for sporadic real-time tasks
complying with the M/C (memory-computation) model. We
provide a theoretical framework that aims at tightly char-
acterizing the schedulability improvement obtainable with
the adopted M/C task model on a single-core systems. We
identify a tight critical instant for M/C tasks scheduled with
fixed priority, providing an exact response-time analysis with
pseudo-polynomial complexity. We show in our experiments
that a significant schedulability improvement may be ob-
tained with respect to classic execution models, placing an
important building block towards the design of more efficient
partitioned multi-core systems.
Keywords
Predictable execution models, Memory-aware scheduling, Co-
scheduling algorithms, Schedulability analysis, Real-time sys-
tems
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1. INTRODUCTION
Classic real-time scheduling techniques are being chal-
lenged by the advent of many-core platforms integrating
a large number of computing units on a single chip. As
the core-count increases, the number of computing units be-
comes comparable to the number of tasks in the system,
making the scheduling of the processing bandwidth less of a
problem. However, another problem is jeopardizing the pre-
dictable exploitation of the huge computing power offered
by these systems: the relatively slow access to memory and
communication resources. In order to keep the computing
units fed with fresh tasks to execute, it is necessary to over-
come memory and communication bottlenecks, guaranteeing
a proper provisioning of new data and instructions to each
core. Therefore, the scarce resource of interest to schedule
is no more, or at least not only, the processing power, but
memory bandwidth.
The real-time community already identified the need for
new scheduling algorithms and execution models that may
simplify the derivation of tighter timing and schedulability
analyses on multi-core platforms. A major effort in this
sense is represented by the PREM scheduling framework
introduced in [32]. Within this framework, tasks are split
into different phases: a memory phase in which the task
pre-fetches the required instruction and data from memory
and/or I/O devices (M-phase), and an execution phase in
which the task executes without needing to access shared
memory and communication devices (C-phase). Depend-
ing on the model variants, tasks may have an additional
memory phase to store the computed data back to mem-
ory, and/or they may be composed of multiple consecutive
memory-execution frames. In this paper, we will focus on
the simpler model where each task is composed of just one
memory phase followed by an execution phase. To distin-
guish this model from the generality of the task models
adopted within the PREM framework, we will denote it as
M/C task model.
The advantage of pre-fetching execution models is that
they enable an easier characterization of the timing interfer-
ence, decoupling memory and execution interferences into
two distinct phases. During an M-phase, each task may
experience only contention delays due to shared memory ac-
cesses. Conversely, during a C-phase, each task may be in-
terfered only by the C-phases of other tasks concurrently
scheduled on the same core. This allows computing the
worst-case execution time (WCET) of the C-phase of each
task using classic timing and schedulability analysis tools
developed for single core architectures, without needing to
take into account memory contention and concurrent bus
requests from other cores, but considering each core in iso-
lation.
Execution models based on pre-fetching techniques are
more amenable to timing analysis and have at least two other
important advantages:
• By grouping together all memory accesses, it is possi-
ble to better exploit burst read/write features (either
DMA- or cache-based) for simultaneously loading/s-
toring multiple memory locations in a back-to-back
fashion, i.e., without needing to pay the full memory
latency for each required instruction/data. This is par-
ticularly important for architectures featuring power-
ful DMA engines1.
• The coarser granularity of the memory and execution
phases may be leveraged to devise smart co-scheduling
algorithms that are able to reduce the overall response-
time by overlapping M/C phases. Since the two phases
act on separate resources (bus and shared memory vs.
processing elements), it is possible to hide memory la-
tencies by properly orchestrating the access to process-
ing and memory resources.
In particular, this latter possibility will be thoroughly an-
alyzed in this paper, identifying the possible schedulabil-
ity improvement that can be obtained by leveraging the
pipelined execution of memory and execution phases of dif-
ferent tasks.
Previous related works adopting similar execution models
were based on heuristic approaches and pessimistic schedu-
lability analyses [32, 8, 43, 40, 3, 4]. Despite this pessimism,
they showed a significant potential improvement with re-
spect to classic (i.e., non pre-fetching) execution models. In
this work, we aim at providing a more formal characteri-
zation of the schedulability of M/C task systems, identify-
ing critical instant scenarios leading to worst-case response-
times, and providing an exact schedulability test to evalu-
ate the theoretical improvement achievable with the adopted
task model.
For this purpose, we will tackle the schedulability problem
from a theoretical side, placing an important building block
towards the definition of a framework that is able to fully ex-
ploit the potential of co-scheduling techniques. We will make
assumptions that aim at simplifying the presented proofs
and the exposition of the main theoretical concepts, focus-
ing on the principal aspects of the schedulability problem. In
particular, we will assume a preemptive fixed-priority sched-
uler, with each task having the same (static) priority for
both memory and computation phases, and no preemption
overhead. Postponing a discussion on the adopted assump-
tions to Section 3, we here focus on the definition of this
simple schedulability problem: given a set of sporadic M/C
tasks, identify whether it is schedulable with a given priority
assignment.
At first sight, one may think that the existing results for
classic sporadic task systems (i.e., with tasks having just
one phase) may be easily adapted to the M/C task model.
Indeed, the M/C model trivially reduces to the classic spo-
radic task model when one of the two phases is negligible
1See, e.g., Texas Instrument Keystone II [1], where a 20x
speedup can be obtained exploiting the burst read features
of the integrated DMA engines.
for all tasks. However, when this is not true, the simple fact
that the memory and execution phases of different tasks may
run in parallel invalidates most of the well-known results for
classic preemptive task systems. In particular, (i) preemp-
tive EDF is not an optimal scheduling algorithm for M/C
task systems; and (ii) the synchronous arrival of all tasks,
with minimum inter-arrival separation among consecutive
task instances, does not represent a critical instant for M/C
task systems, i.e., there may exist other release configura-
tions that lead to a higher response-time.
The last observation is particularly detrimental to the
schedulability analysis, because it prevents using the classic
response-time analysis [22] to characterize the schedulability
of M/C task systems.
The above considerations motivated us to analyze in more
detail the scheduling and schedulability problems of M/C
task systems, investigating better algorithms and tests to be
able to fully collect the potential of pre-fetching execution
models for real-time applications.
Contributions of the paper. This paper aims at estab-
lishing the theoretical background to better understand the
schedulability of M/C task systems. In particular, it will
provide the following contributions for a configuration with
a single core and single memory channel:
• A proof that EDF is not an optimal scheduling algo-
rithm for M/C task systems, but it has a lower speedup
bound of 2 from an optimal scheduler.
• The definition of a tight critical instant for M/C task
systems scheduled with fixed-priority, and the relative
proof that no other task release configuration may pro-
duce a larger response-time.
• An exact response-time analysis for M/C systems sched-
uled with fixed-priority, leading to a necessary and suf-
ficient schedulability test.
Then, we will characterize the schedulability improvement
obtainable in a single-core/single-memory setting by means
of extensive simulations using randomly generated work-
loads, highlighting which systems are more likely to benefit,
and to which extent, from pre-fetching execution models.
Organization of the paper. The remainder of the pa-
per is organized as follows. The next section presents the
related work on predictable execution models and related
co-scheduling algorithms. Section 3 presents the adopted
task model and the assumptions made throughout the pa-
per, discussing their validity. Section 4 presents multiple
schedulability results for single core systems. Experimental
results are provided in Section 5 to validate the effectiveness
of the proposed techniques.
2. RELATEDWORK
Pre-fetching techniques are widely adopted in the embed-
ded and high-performance computing domain for different
complementary reasons. As shown in [25], these techniques
allow improving the cache (or scratchpad) locality reduc-
ing average execution times. When coupled with double
buffering techniques, they also allow hiding the memory la-
tency by executing a pre-fetched task while pre-fetching the
context of another one [27]. Most importantly, they allow
predictably computing, bounding and mastering the mem-
ory interference due to concurrent accesses to shared mem-
ory by multiple tasks/cores, simplifying the computation of
worst-case execution times.
This latter target is pursued in a seminal paper by Pel-
lizzoni et al. [32] through the definition of the Predictable
Execution Model (PREM). As explained in the introduction,
such a model splits the execution of critical tasks into two
distinct phases: a memory phase where the task context is
pre-fetched into local memory, and an execution phase where
the task executes with no memory contention. The work was
focused on cache-based management of PREM-compatible
tasks, showing how to enforce a predictable scheduling of
memory and computing resources. It also showed how to
automatically re-factor the task code at compile time, pro-
vided a set of restrictions is satisfied. Such restrictions are
in line with those typically imposed by state-of-the-art tools
for static timing analysis. An automatic tool for code re-
factoring is presented in [26], making the adoption of the
M/C model transparent to the programmer. Alternatively,
M/C-compliant code may be written using programming
models commonly adopted for heterogeneous computing sys-
tems (e.g., OpenCL2, OpenMP3, etc.) leveraging oﬄoad-
ing directives that explicitly distinguish between shared and
private data items, and that allow data/instruction pre-
fetching [27].
An orthogonal approach to increase the cache locality and
improve the predictability of memory accesses is using cache
locking [34, 39] or partitioning [5] techniques. Scratchpad
memory allocation has been considered in [16] for single task
scenarios. In [42], the Carousel mechanism was proposed
for dynamic scratchpad management in a multitasking sys-
tem scheduled with RM. However, both approaches stall the
CPU while loading tasks to scratchpad, and, therefore, do
not take advantage of the overlapping of memory and exe-
cution phases.
To allow the simultaneous execution of memory and exe-
cution phases, a dynamic scratchpad management technique
has been proposed in [41]. In [8], different scheduling al-
gorithms for PREM-compliant task systems are compared
with a simulation-based approach. In [43], a TDMA-based
scheduling algorithm is proposed for PREM tasks on a mul-
ticore platform. In [40], a schedulability analysis is pre-
sented for non-preemptable PREM tasks on a single core
or a partitioned multicore system. In [3, 4], the scheduling
and schedulability problems for globally scheduled PREM
tasks are addressed. All these works are based on heuris-
tic scheduling approaches and only sufficient schedulability
analyses relying on pessimistic upper-bounds on the worst-
case interference experienced by each task.
To our knowledge, no exact schedulability test is avail-
able for the considered task model. Some similarities may
be found with the real-time distributed computing prob-
lem, where chains of tasks (also called pipelines or trans-
actions) are executed on different processing nodes so that
end-to-end deadlines are guaranteed [38, 36, 30, 31, 33].
The M/C phases considered in our paper may be seen as
the precedence-constrained tasks composing a transaction
in the distributed computing setting, each one executing on
a different machine. For this problem, holistic response-time
analyses have been proposed for fixed-priority systems [38,
30, 29] and EDF-based systems [36, 31, 33]. Release jitters
and offsets are introduced to account for the delayed release
2Khronos Group, The OpenCL 1.1 Specifications, 2010:
http://www.khronos.org/registry/cl/specs/opencl-1.1.pdf
3OpenMP Application Program Interface v4, 2011:
http://www.openmp.org/mp-documents/OpenMP3.1.pdf
of precedence-constrained tasks of a transaction. These ap-
proaches typically imply a high complexity due to the diffi-
culties in finding a critical instant scenario. For this reason,
most works aim at providing only sufficient schedulability
conditions, while existing exact analyses have an exponen-
tial complexity [30]. Alternative sufficient analyses for real-
time distributed systems include the use of per-stage dead-
lines [28], real-time calculus [37], timed automata [23], com-
positional analysis [17], and delay composition algebra [20,
19]. The latter approach seems to provide the best trade-off
between schedulability performance and complexity, and we
will use it as a term of comparison to evaluate the perfor-
mance of our analysis.
Finally, the M/C scheduling can be considered a special
case of the flow shop problem that has been studied by
the combinatorial optimization community for its interest in
production scheduling. The problem considers a two-stage
processing facility and a collection of independent jobs, each
comprising two tasks to be processed in order, one per stage.
Differently from our setting, all jobs are initially available,
and the objective is to minimize the makespan. If each stage
consists of a single machine, the problem has a polynomial
solution [21]; however, if at least one stage consists of two
or more machines, then the problem becomes strongly NP-
hard [18]. For this reason, several heuristics have been pro-
posed [13]. Recently, a PTAS has also been proposed in [35].
3. SYSTEMMODEL
We consider a set T of n periodic and sporadic real-time
tasks τ1, . . . , τn. Each task τi is defined by a worst-case
memory access time Mi (i.e., the length of its M-phase), a
worst-case computation time Ci (i.e., the length of its C-
phase), a relative deadline Di and a period, or minimum
interarrival time, Ti. We assume constrained deadlines, i.e.,
Di ≤ Ti, ∀i. Each task τi generates an infinite sequence of
jobs, with the first job arriving at any time and successive
job-arrivals separated by at least Ti time-units. We denote
as rji (resp. f
j
i ) the release (resp. finishing) time of the j-th
job of task τi, and as d
j
i = r
j
i +Di the absolute deadline of
that job.
Each job released by τi first pre-fetches data and instruc-
tions to the local memory, taking at most Mi time-units,
and then it can start executing for at most Ci time-units on
the processor. For any job of τi, we will call M/C point the
completion time of its M-phase, and denote it as φji . We
say that the M-phase of a task is ready whenever a job of
that task has been released but it did not yet complete its
M-phase, i.e., before its M/C point. Similarly, we say that a
C-phase of a task is ready whenever a job of that task com-
pleted its M-phase, but it did not yet complete its C-phase,
i.e., between its M/C point and finishing time. In general,
a job is ready if either its M- or C-phase is ready. No as-
sumption can be made on the data locality of later jobs, but
each new job will always have to pre-fetch new data from
the memory.
We denote as uMi = Mi/Ti (resp. u
C
i = Ci/Ti) the mem-
ory (resp. computation) utilization of task τi. U
M and UC
denote the total memory and computation utilization, i.e.,
UM =
∑
∀i u
M
i and U
C =
∑
∀i u
C
i . The overall utilization
of the M/C task-set T is denoted as UT = UM + UC .
The Worst Case Response-Time Rk of task τk is the worst-
case relative finishing time among all its jobs, i.e., Rk =
maxj∈τk (f
j
k−rjk). We denote withRMk the worst-case response-
time of the M-phase of task τk, i.e., from the job release until
the completion of the M-phase; and with RCk the worst-case
response-time of the computational phase of τk, i.e., from
the end of the memory phase until the completion of the
C-phase.
We assume a preemptive fixed-priority scheduler, where
each task has the same priority on the processor and for ac-
cessing the memory. Tasks are indexed in decreasing priority
order, i.e., task τ1 being the highest priority one. An M-
phase (resp. C-phase) of a higher-priority task can preempt
an M-phase (resp. C-phase) of a lower-priority one at no ad-
ditional cost. Moreover, there is no interference between M-
and C-phases. This can be achieved if the M-phase is mas-
tered by a DMA device, while the C-phase is executed by
a processing element. Moreover, as shown in [41], the local
memory may be partitioned so that simultaneously execut-
ing M/C phases never access the same partition. In this way,
the M- and C-phases may overlap since they access different
resources (DMA and shared memory on one side, process-
ing element on the other side) and different local memory
partitions.
To simplify the model, potential write-back phases follow-
ing the M- and C-phases are not modeled. We remark that
this assumption does not affect the validity of the model:
with some exceptions, the number of (shared memory) store
operations of typical real-time applications is significantly
smaller than the number of read requests. Task instructions
do not need to be written back. Data structures, images
and input signals to process are also not written back. For
applications like image detection, surveillance, automotive
and avionic control systems, the output of the computation
phase is typically restricted to a few actuation operations
or detection signals. Moreover, as explained in [32, 40], po-
tential write-back phases may be easily combined with the
(read) M-phase of the subsequently scheduled instance.
One last remark concerns the preemption overhead, which
is neglected in our scheduling model. This assumption is
commonly adopted in the real-time literature to simplify
the analysis, allowing the derivation of exact schedulabil-
ity tests, optimal scheduling algorithms and, in general, a
cleaner understanding of the scheduling problem. However,
the impact of preemptions on the system schedulability should
be carefully analyzed before applying the theoretical results
to a practical use case. In particular, this assumption be-
comes less valid when task footprints are comparable to the
size of the local cache/scraptchpad memory, in which case
a preempting task may evict a significant amount of useful
memory blocks to a preempted task, leading to a consider-
able preemption delay. In this paper, we assume the local
memory be sufficiently large to allow neglecting the preemp-
tion overhead. However, we underline that this assumption
has been introduced to simplify the derivation of the theo-
retical background required for a sound schedulability anal-
ysis of pre-fetching execution models. As done with classic
scheduling models, such an analysis will then be leveraged
to integrate preemption overhead in future works. We are
currently working on two alternative strategies: (i) factor-
izing the memory penalty required by a preempted task to
restart its memory phase when resuming after a preemp-
tion; and (ii) integrating the presented schedulability anal-
ysis with the limited preemption framework [12]. This last
approach seems particularly promising to significantly limit,
or even avoid, the preemption overhead by encapsulating
consecutive M/C phases within a non-preemption region.
a) b)
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Figure 1: EDF is not optimal for arbitrary collections of
M/C jobs (striped blocks are M-phases).
4. SCHEDULABILITY ANALYSIS
Before presenting our analysis for M/C task systems, we
first show that some established results for classic single-
phase systems are not valid for the M/C model.
In particular, while EDF is an optimal algorithm for ar-
bitrary collections of regular jobs [15], it is provably not
optimal for M/C jobs, as shown in the following example.
Example 1. Consider a system composed of two jobs: a
job J1 with a memory phase M1 = , a computation phase
C1 = k, and a deadline D1 = 2k; and a job J2 with a
memory phase M2 = k, a computation phase C2 = , and a
deadline D2 = 2k − . Figure 1 inset a) shows the schedule
with EDF: job J1 is given lower priority than J2, resulting
in a response-time of 2k +  for J1, missing its deadline.
Instead, in inset b), job J1 is given higher priority than J2,
so that both jobs meet their deadlines.
By taking k >> , the above example also shows that EDF
is far from an optimal scheduling algorithm by a speedup
factor of at least 2.
Another result that is no more valid for the M/C model
concerns the concept of critical instant for periodic and spo-
radic tasks. A critical instant is a particular release configu-
ration that leads to the largest possible response-time for a
given task. For regular (independent) task instances, a crit-
ical instant is given by the synchronous release of all tasks,
with jobs released as soon as possible, i.e., with consecu-
tive task instances separated by their minimum inter-arrival
time [24]. The following example shows that this is no more
true for M/C task systems.
Example 2. Consider a system composed of two periodic
or sporadic tasks: a task τ1 with a memory phase M1 = 0,
a computation phase C1 = 2, and a deadline D1 = 2; and a
task τ2 with a memory phase M2 = 2, a computation phase
C2 = 1, and a deadline D2 = 3. Both tasks have an arbitrar-
ily large period. When both tasks are released synchronously,
any work-conserving scheduler4 will immediately start exe-
cuting the computation phase of τ1, completing right before
its deadline; meanwhile, τ2 executes its memory phase, leav-
ing sufficient slack to complete its computing part before its
deadline. When instead the release of τ1 is postponed by one
time unit, at least one of the tasks will miss its deadline,
independently of the adopted scheduling algorithm.
4In the M/C model, a scheduler is work-conserving if it never
idles a resource (core or memory) whenever there is a ready
phase (C- or M-phase, respectively).
The above example can be identically used to show that
the synchronous periodic release scenario is not a critical in-
stant for sporadic M/C task systems scheduled with fixed-
priority. Since the schedulability analysis of classic sporadic
task systems scheduled with fixed-priority hinges on the syn-
chronous periodic critical instant, this prevents the adoption
of existing results for the considered setting. In particu-
lar, the response-time analysis for sporadic task sets with
constrained deadlines given in the following theorem is not
applicable to the M/C model.
Theorem 1 (from [22]). For classic sporadic task systems
(where each task τi has only one single execution phase of
worst-case length Ei) with constrained deadlines scheduled
with fixed-priority, the worst-case response-time of a task τk
can be computed by finding Rk from the following iterative
relation, starting with Rk = Ek:
Rk ←
∑
j≤k
⌈
Rk
Tj
⌉
Ej . (1)
The above theorem may be applied to the considered M/C
task model as a sufficient test, i.e., to compute an upper-
bound on the worst-case response-time of an M/C task, us-
ing the sum of the memory and computation phases as the
worst-case execution time: Ej = Mj + Cj ,∀τj . However,
this approach is pessimistic since it does not take advantage
of the possible overlapping of memory and execution phases
in M/C task systems.
An alternative approach is using the classic response-time
analysis to find the worst-case response-time of the M-phase
(i.e., using Ej = Mj , ∀τj), and use this value as a release off-
set for the corresponding C-phase. This second approach has
been adopted in the real-time literature for distributed task
systems [38, 36, 30, 31, 33], providing offset-based response-
time analyses leading to tighter (still, only sufficient) schedu-
lability tests.
In the remainder of this section, we extend the state-of-
the-art by providing a necessary and sufficient schedulability
test for M/C sporadic task systems with constrained dead-
lines scheduled with fixed-priority. For this purpose, we
identify a new critical instant that leads to the worst-case
response-time of fixed-priority M/C tasks, and derive a tight
response-time analysis for the considered setting.
4.1 Critical Instant
The problem in deriving a tight critical instant for M/C
task systems is due to the precedence constraint between the
M- and the C-phases. When trying to maximize the over-
all response-time Rk of a task τk (see Equation (2)), there
may be configurations that maximize the response-time RMk
of the M-phase, but that do not maximize the response-
time RCk of the corresponding C-phase, and viceversa. Also,
the maximum overall response-time may theoretically corre-
spond to a configuration that does not maximize either the
memory or the computation response-time, making it signif-
icantly more complex to identify a critical instant scenario.
Conversely, if one were able to find a configuration that
maximizes both the memory response-time and the compu-
tation response-time, this would automatically give a valid
critical instant. Such a configuration would lead to a response-
time of RMk for the M-phase, and of R
C
k for the C-phase.
Since the two phases may not overlap, the overall response-
time of a task τk may be easily found as:
Rk = R
M
k +R
C
k . (2)
We hereafter prove that such a configuration indeed exists.
To do that, we first introduce a nomenclature to distin-
guish the different kinds of interfering contributions that
each task may experience. We will denote as Jk the job of
task τk under analysis, dropping the job index to simplify
the notation (i.e., the release time of Jk will be denoted as
rk, and its M/C point as φk), and as τi the generic (higher
priority) task whose jobs interfere with τk. Jobs interfering
with Jk may be divided into memory-interfering, processor-
interfering and dual-interfering, according to the following
definitions.
Definition 1. A job of task τi is said to be M-interfering
(resp. C-interfering) with Jk if the M-phase (resp. C-phase)
of Jk is ready but it cannot execute while the M-phase (resp.
C-phase) of the job of τi is executing.
Definition 2. A job of task τi is said to be dual-interfering
with Jk if it is both M- and C-interfering with Jk.
The following lemma proves that there is at most one dual-
interfering job per higher priority task.
Lemma 1. Each higher priority task τi, 1 ≤ i < k, has at
most one dual-interfering job with Jk.
Proof. The M-phase (resp. C-phase) of job Jk will be inter-
fered only by M-phases (resp. C-phases) of higher priority
jobs. Since there is only one M-phase and one C-phase in
the considered model, Jk cannot be C-interfered before φk,
and it cannot be M-interfered after φk. Since, due to the
constrained deadline model, each higher priority task τi has
at most one job ready at time φk, the theorem follows.
To clarify the nomenclature, consider the example in Fig-
ure 2(a), where the synchronous release pattern is assumed
for all tasks τ1, . . . , τk in a fixed-priority schedule. With
respect to the considered job Jk, the first two jobs of the
highest priority task τ1 are M-interfering jobs, while the lat-
ter two are C-interfering jobs. The first job of τ2 is instead a
dual-interfering job, as it interferes Jk both in memory and
CPU.
The above example will be used in the following to derive
a critical instant configuration for M/C task systems. In
particular, we will show that by shifting right all interfering
tasks such that they all have a dual-interfering job with M/C
point aligned with that of the interfered job Jk, then the
response-time of Jk is maximized. This result is formally
proved in the following theorem.
Theorem 2 (Critical Instant). The maximum response-
time of a job Jk of a task τk in a fixed-priority M/C system
is found when all higher priority tasks τi, 1 ≤ i < k have:
1. a dual-interfering job completing its M-phase an in-
finitely small amount of time earlier than the M/C
point of Jk;
2. all jobs released periodically;
3. a null M-phase for all (C-interfering) jobs released af-
ter the M/C point of Jk.
Proof. We will prove that under the considered configura-
tion, summarized in Figure 2(b), the response-times of both
the M- and C-phases of the considered job Jk are individu-
ally maximized. We first prove that the response-time of the
M-phase of Jk is maximized under the considered scenario.
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Figure 2: Synchronous release (a) and critical instant con-
figuration (b).
Lemma 2. The response-time of the M-phase of Jk is max-
imized under the critical instant of Theorem 2.
Proof. Since there is only one M-phase per job, and it is
the first phase to execute (i.e., it does not have any prece-
dence constraint), the problem is similar to the response-
time analysis of classic (single-phase) systems. By analogy
with classic sporadic task systems, the synchronous periodic
release pattern (as in Figure 2(a)) maximizes the response-
time RMk of the memory phase of Jk [24]. Under such a
configuration, let J∗i be the last M-interfering job of each
higher priority task τi. It will be either an M-interfering job
(e.g., τ1), or a dual-interfering job (e.g., τ2). In either case,
the M/C point of J∗i cannot be later than the M/C point of
the interfered job Jk, i.e., φ
∗
i < φk. Starting from τk−1 and
proceeding in reverse priority order, we now shift right each
higher priority task τi until the M-phase of its job J
∗
i com-
pletes an infinitesimal amount of time earlier than φk (as in
Figure 2(b)), the response-time of Jk does not change, be-
cause, by construction, none of the M-interfering instances
exits the window [rk, rk + R
M
k ] from the right. Note also
that no other M-phase may enter the window from the left
since RMk is already the maximum possible.
Note that the above lemma can be identically used to
show that also the response-time of the M-phase of each
dual-interfering job J∗i is maximized under the considered
scenario. We now prove that also the response-time of the
C-phase of Jk is maximized under the considered scenario.
Lemma 3. The response-time of the C-phase of Jk is max-
imized under the critical instant of Theorem 2.
Proof. In the critical instant configuration, the M-phase of
each dual-interfering job J∗i has a maximal response-time
equal to RMi . This means that the C-phase of each such
job becomes ready at the latest possible instant, i.e., φ∗i =
r∗i + R
M
i . Moreover, according to the definition of critical
instant of Theorem 2, later instances are released as soon as
possible, with no M-phase. This means that the largest pos-
sible C-phase workload from τi is imposed to lower priority
C-phases that become ready at φ∗i . Note that, in a single-
core system scheduled with fixed-priority, all higher priority
C-phase workload will C-interfere with a lower priority C-
phase, according to Definition 1. Since the M/C points of
all jobs J∗i are aligned with φk, Jk will experience the max-
imum possible C-interference by each higher priority task
τi. This leads to the worst-case response-time R
C
k for the
C-phase of Jk, proving the lemma.
Having proved that the response-times of both the M-
and C-phases of Jk are individually maximized, the theorem
follows.
Note that assuming that the interfering jobs released af-
ter φk may have a null M-phase is not an over-constraining
assumption, but it is needed to comply with the notion of
“sustainability”, as defined by Burns and Baruah in [11]. A
scheduling algorithm or a schedulability test is defined to be
sustainable if any task system determined to be schedula-
ble remains so when it behaves “better” than its worst-case
specification; for example, when some of the tasks executes
for less than its worst-case execution time. Therefore, the
schedulability of the M/C task system has to be ensured
also when the M-phase of some of the tasks takes less than
Mi, or it is completely skipped, as in the critical instant
configuration of Theorem 2.
4.2 Exact Response-Time Analysis
Based on the identified critical instant, the following the-
orem allows tightly computing the worst-case response-time
of each M/C task τk.
Theorem 3. In a fixed-priority system, the worst-case response-
time of each constrained deadline M/C task τk can be com-
puted as Rk = R
M
k +R
C
k , where R
M
k is first found from the
following iterative relation, starting with RMk = Mk:
RMk ←
∑
i≤k
⌈
RMk
Ti
⌉
Mi, (3)
and then it is used into the following iterative relation to find
RCk , starting with R
C
k = Ck:
RCk ← Ck +
∑
i<k
⌈
RCk +R
M
i
Ti
⌉
Ci. (4)
Proof. Consider the critical instant configuration of Theo-
rem 2. Since both the M- and C-phase response-times of Jk
are individually maximized under the considered configura-
tion, the worst-case response-time Rk of τk can be computed
using Equation (2).
To compute the worst-case response-time RMk of the M-
phase, we note that it is exactly the same obtained under
the synchronous release pattern (see the proof of Lemma 2).
Therefore, by analogy with the classic sporadic task model,
it can be simply found by the fixed-point iteration of Equa-
tion (3).
The worst-case response-time RCk of the C-phase can in-
stead be found by analogy with the response-time analysis
for classic sporadic tasks with release jitter [7], where the
worst-case response-time of the M-phase behaves as a release
jitter for the C-phase5. Consider the C-interfering workload
produced by the higher priority tasks when (i) the C-phase
of the first instance of each task becomes ready with an offset
RMi , (ii) the M/C point of all the first instances are aligned,
and (iii) later instances are released as soon as possible, with
no M-phase (see Theorem 2). Under such a configuration,
the C-phase response-time of Jk can be found by consider-
ing the C-interfering contributions from each higher priority
task. That is, for each τi, i < k, (i) the dual-interfering job
J∗i , and (ii) the remaining interfering instances computed as⌈
RCk − (Ti −RMi )
Ti
⌉
,
each contributing for Ci. By adding the worst-case execution
time Ck of the task under analysis, we obtain:
RCk ← Ck +
∑
i<k
(
1 +
⌈
RCk − Ti +RMi
Ti
⌉)
Ci.
By simplifying the terms, Equation (4) follows, proving the
theorem.
A simple (necessary and sufficient) schedulability test can
be found by checking whether the worst-case response-time
Rk computed with Theorem 3 is ≤ Dk, for each task τk in
the system. Whenever the response-time of a task exceeds
its deadline, the tests stops, concluding that the task set is
not feasible with fixed priority.
We note that the test of Theorem 3 can also be adopted
for partitioned multi-core systems, where each task is stat-
ically assigned to a given core, while all cores share the
same main memory. In this case, the sum of Equation (4)
has to be limited to higher priority tasks assigned to the
same core of the considered task τk, while Equation (3) is
still extended to all higher priority tasks. While a deeper
analysis of partitioned multi-core systems is left as a future
work, we would like to highlight that such systems are likely
to magnify the performance improvements obtainable with
the adopted M/C scheduling model, avoiding unpredictable
memory contentions due to simultaneous accesses to shared
memory, and exploiting a harmonized pipelining of memory
and execution phases. We are currently working on smart
partitioning strategies based on the exact analysis developed
in this paper.
5. EXPERIMENTAL RESULTS
To provide an experimental characterization of the per-
formance improvement that may be obtained adopting the
M/C task model, we conducted a set of experiments apply-
ing the schedulability test proposed in Section 4 to randomly
generated M/C workloads scheduled with fixed-priority on
a single-core/single-memory setting. We then compared the
number of schedulable task-sets detected by our test against
classic approaches. Since the test is exact, i.e., necessary and
sufficient, the results may be used to infer general properties
of M/C sporadic task systems. In particular, we show that
our approach efficiently exploits the pipelining of memory
5Note that the correspondence between the analysis for M/C
tasks and that for classic tasks with release jitter does not
trivially descend from the models, but from the critical in-
stant configuration identified in Section 4.1 which is shown
to jointly maximize the worst-case response-time of the M-
phase (i.e., the maximum jitter) and that of the C-phase.
and execution phases, determining a significant schedulabil-
ity improvement with respect to the classic sequential execu-
tion model and existing approaches for multi-stage systems.
The tests compared have been implemented in MATLAB R©,
and the code is fully available online [2].
5.1 Task-set generation
The generation of each task τk, k ∈ {1, . . . , n}, is per-
formed as follows:
• the worst-case computation time Ck is uniformly se-
lected in the interval [10, 1000];
• the worst-case memory access time Mk is then com-
puted as bfmcCkc, where fmc def= Mk/Ck is the memory-
to-computation ratio;
• the task utilization uMk + uCk is generated using UUni-
fast [10];
• the period Tk is then calculated as
⌈
Mk+Ck
uM
k
+uC
k
⌉
;
• the relative deadline Dk is uniformly selected in the
interval [Mk + Ck, Tk].
Task priorities are assigned according to the Deadline Mono-
tonic (DM) ordering. Although DM is not an optimal pri-
ority assignment for M/C task systems (Example 1 can be
identically used for the DM case), it seems to be the best
available option. In fact, no optimal priority assignment al-
gorithm is known so far for M/C task systems. Moreover,
it is possible to show that Audsley’s algorithm [6] is not
directly applicable, due to the dependence of the response-
time of each task on the relative priority ordering of higher-
priority tasks (see Equation (4)). As observed in [14], such
a property forbids the applicability of Audsley’s bottom up
priority assignment. We plan to further investigate the prob-
lem of priority assignment for M/C task systems in a future
work.
In our experiments, three different schedulability tests
based on response-time analysis have been compared:
• the exact test of Theorem 3, referred to as RTA-MC;
• the test in [20] based on delay composition (RTA-DC),
restricted to the sub-case of fixed-priority scheduling
and two-stage jobs;
• the response-time analysis for classic sequential task
systems given by Theorem 1, referred to as RTA, tak-
ing Ek = Mk +Ck as total execution time of the task.
5.2 Evaluation of Experiments
In the first set of experiments, we varied the total uti-
lization of the task-set UT from 0.1 to 1.5, generating 10000
task-sets for each value on the x-axis. Figure 3 shows the re-
sults with n = 8 tasks, and a memory-to-computation ratio
fmc = 0.5. As it can be seen, RTA-MC outperforms RTA,
especially for high values of UT , confirming that the pipelin-
ing of memory and execution phases is highly beneficial in
terms of schedulability. For task-set utilizations close to 0.9,
the M/C model allows scheduling almost 50% of the gener-
ated task-sets, while the performance of classic RTA drops
below 10%. As a notable aspect, RTA-MC is also able to
schedule task-sets having UT > 1, which is obviously not
possible using the classic RTA approach. The performance
of RTA-DC, however, is significantly lower than RTA-MC at
all utilization levels, and even lower than RTA, due to the
conservative way of estimating the delay incurred by each
execution stage.
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Figure 3: Experiments varying UT , with fmc = 0.5 and
n = 8.
We conducted other sets of experiments to observe how
the schedulability performance varies depending on the value
of the memory-to-computation ratio fmc and the number of
tasks in the system. Given the large design space to explore,
we adopted an aggregate performance metric called weighted
schedulability [9], which allows reducing a tridimensional
plot to a bidimensional one. In particular, let S(p, u) ∈ [0, 1]
denote the schedulability ratio for a given parameter p and
utilization value u, picked in a set U = {0.1, 0.2, . . . , 1} of
evenly-spaced utilization levels. Then, the weighted schedu-
lability W (p) can be defined as
W (p) =
∑
u∈U u · S(U, p)∑
u∈U u
.
Figure 4 reports in logarithmic scale the results of weighted
schedulability when the observed parameter was the memory-
to-computation ratio fmc, varied in the interval [10
−3, 103],
with n = 8. While the classic RTA test is obviously not
affected by variations in the memory-to-computation ratio,
the M/C test has a peculiar behavior. Interestingly, when
Mk is almost equal to Ck (i.e., fmc is about 1, or, equiv-
alently, log10(Mk/Ck) is around 0), the M/C test admits
all the task-sets. When instead the two values are more
unbalanced, the performance symmetrically degrades, until
asymptotically reaching the performance of the completely
sequential RTA. This intuitively means that when the dura-
tion of the two phases is comparable, the test can take full
advantage of the pipelined execution of M- and C-phases.
The RTA-DC test exhibits the same behavior as RTA-MC,
since it can also take advantage of such a pipelined execu-
tion, but reaches a significantly lower schedulability perfor-
mance due to the pessimism in the delay estimation. Only
for values of fmc close to 1, RTA-DC reaches the perfor-
mance of the sequential RTA. Although Figure 4 refers to
the implicit deadline case, we remark that the same trend
is also present in the constrained deadline case, even if less
evident due to the reduced slack available.
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Figure 4: Experiments varying fmc, with n = 8, and implicit
deadlines.
In the third set of experiments, we varied the number of
tasks n in the interval [2, 30], with fmc = 0.1. Figure 5
illustrates the results for the implicit deadline case, while
Figure 6 refers to the constrained deadline case. Under the
constrained deadline model, the performance of all the tests
degrades when n increases. However, when deadlines are
implicit, RTA-MC seems to take advantage of the smaller
granularity of the tasks (and relative M/C-phases) to ob-
tain a better pipelining of memory and computation, identi-
fying almost all generated task-sets as schedulable. RTA and
RTA-DC also reach a constant trend, but are able to sched-
ule a much smaller amount of task-sets (around 80% and
50%, respectively). The experiment in Figure 7 better clari-
fies how the performance of the tests varies depending on the
deadline model. Here, we set n = 8 and fmc = 0.1, varying
the factor αd that controls the portion of the interval where
the relative deadline can be selected. More specifically, for
each value of αd, the relative deadline Dk of a task τk is
uniformly chosen in [(Mk+Ck)+dαd(Tk− (Mk+Ck))e, Tk].
In the extreme case when αd = 0, the relative deadline is
uniformly chosen in [Mk +Ck, Tk]; when instead αd = 1, all
relative deadlines are implicit (i.e., Dk = Tk for all tasks).
The results show that by increasing αd all tests perform sig-
nificantly better due to the larger slack available. The per-
formance improvement of RTA-MC is however much better,
confirming the trend observed in Figures 5 and 6.
6. CONCLUSIONS AND FUTUREWORKS
Processor-centric scheduling techniques where to accom-
modate memory interferences are no longer able to exploit
the immense computing power offered by many-core plat-
forms. In this paper, we took a further step towards the ana-
lytical characterization of predictable policies to co-schedule
both memory and processing resources, considering sets of
sporadic M/C tasks executing on a single-core/single-memory
setting. We showed that existing results for classic task mod-
els are not applicable to the considered task model, and
identified a tight critical instant configuration that leads
to the largest possible response-time of M/C tasks sched-
uled with fixed-priority. Based on this result, we devel-
oped a response-time analysis that allows exactly comput-
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Figure 5: Experiments varying n, with
fmc = 0.1 and implicit deadlines.
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Figure 6: Experiments varying n, with
fmc = 0.1 and constrained deadlines.
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Figure 7: Experiments varying αd, with
fmc = 0.1, and n = 8.
ing the worst-case response-time of each task, with a re-
duced (pseudo-polynomial) complexity. Finally, we showed
by extensive simulations that significant performance im-
provements may be obtained leveraging a pipelined execu-
tion of memory and execution phases, efficiently hiding the
memory latency and improving the schedulability.
These results show the great potential of pre-fetching ex-
ecution models, providing an important building block to-
wards the design of predictable multi-core systems that are
able to efficiently harmonize the provisioning of instruction/-
data to computing units, with a limited memory interfer-
ence. In future works, we plan to better study the impact of
pre-fetching techniques to industrial real-time systems, im-
plementing efficient co-scheduling algorithms in platforms
featuring multiple cores and memory channels. We expect
that further significant improvements may be obtained by
exploiting burst read/write features to decrease the length
of memory phases of M/C tasks. We also intend to inte-
grate the M/C model with the limited preemption schedul-
ing framework, to avoid a task being preempted while its
context has already been loaded to local memory. Finally,
we aim at tackling different problems remained open in this
paper, like the derivation of optimal scheduling algorithms
and priority assignments, a generalization to multi-phase
tasks, and the extension to partitioned and global multi-
processor scheduling.
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